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ABSTRACT 
Side gate p-type Junctionless Silicon transistor is fabricated by AFM nanolithography on 
low-doped (105 cm-3) SOI wafer. In this work, the simulation characteristic of the device 
using TCAD Sentaurus in on state will be studied. The results show that the device is the 
pinch off transistor, works in on state for zero gate voltage in depletion mode. Negative gate 
voltage drives the device into on state, but unable to make significant effect on drain current 
as accmulation mode. Simulation results for valence band energy, electric field and hole 
density are investigated along the active regions. The influence of the electric field due to the 
applied voltages of V DS and V G on charge distribution is much more when the device 
operates at the saturation region. The hole quasi-Fermi level has a positive slope showing the 
current flows from source to drain. 
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